搜索资源列表
uart2bus
- uart接口到内部总线的IP核,采用VDHL和VERILOG语言编写。-UART interface to Bus IP Core in VHDL and verilog languages
miniuart2
- 用VHDL在CPLD/FPGA上实现与PC机的RS232通信-This UART (Universal Asynchronous Receiver Transmitter) is designed to make an interface between a RS232 line and a wishbone bus, or a microcontroller, or an IP core. It works fine connected to the serial port of a
mb_support_sram
- 配置MB软核使其支持,SRAM并在此基础上做UART测试,文章(我写的呵呵)详细的讲了如何从最对SRAM时序进行配置,如何设置相应参数,如何生成硬件平台,实在是入门必备。-configure the MB ip core to support SRAM .and ,do a test with dsp uart
uart2bus_latest.tar
- 这是一个用Verilog HDL和VHDL设计的UART控制器的IP核,里面有详细的源代码-This is a Verilog HDL and VHDL design UART controller IP core, which has detailed source code
uart2spi_latest.tar
- UART转SPI IP核,测试可用,包括测试文件,Modelsim环境-UART to SPI IP core test available, including test papers, Modelsim environment
CoreUartTest
- Actel FPGA UART 串口通信模块,调用Actel CoreUART IP核实现。已在Microsemi Actel FPGA A3PE1500 硬件验证通过。-Actel FPGA UART serial communication module, call Actel CoreUART IP core implementation. Verified by Microsemi Actel FPGA A3PE1500 hardware.
Uart_to_bus
- The UART to Bus IP Core is a simple command parser that can be used to access an internal bus via a UART interface. The parser supports two modes of operation: text mode commands and binary mode commands. Text mode commands are designed to be used wi
uart_latest.tar
- UART的VHDL建模代码,是一个标准的IP核(UART's VHDL modeling code is a standard IP core)
国产FPGA参考设计IPCORE_UART_example_M5&M7
- 国产FPGA的UART参考设计IPCORE源代码。 The IP provides two kinds of simplified interface connected to EMIF bus and AHB bus for communication with 8051 core and ARM core.The two kinds of interface are full-duplex serial communication interface. Support programmabl